Enabling Open Source RISC-V Designs For Commercial Use

Florian Wohlrab, Head of OpenHW Foundation presents a talk "Enabling Open Source RISC-V Designs For Commercial Use" as part of EFCL Seminar series at ETH Zurich.

What began at ETH with the Ariane Core, now widely known as the CVA6 Core, has catalyzed a revolution in chip design. Its adoption rate in commercial designs is exceptionally high, providing a high-quality RISC-V Core that empowers startups globally, leveling the playing field with established industry leaders. In this presentation, we will introduce the OpenHW Team, review the current state-of-the-art advances in OpenHW, and outline our vision for where we are headed—a future where Open Source Chip design is accessible to and pursued by everyone interested.

 

Share the Post:

Related Posts

Unlocking the open-source hardware ecosystem at RISC-V Ottawa (RVO)

As we count down to our Inaugural Launch Meeting, we are thrilled to introduce the leaders stepping up to guide and anchor the Ottawa tech community. Our featured speakers are coming to help you navigate the open-source landscape, match your personal engineering interests with the best resources available, and show you where RISC-V fit into the future of silicon.

Read More