Join

StarRISC: Rad-hard RISC-V for outerspace!

Join Dr Li Chen and Christopher Elash, from the University of Saskatchewan, to explore how their STARRLab team is taking RISC-V from the lab to orbit, with a fully taped-out, space-ready ASIC based on OpenHW Foundation’s CORE-V-MCU.

Join Dr Li Chen and Christopher Elash, from the University of Saskatchewan, to explore how their STARRLab team is taking RISC-V from the lab to orbit, with a fully taped-out, space-ready ASIC based on OpenHW Foundation’s CORE-V-MCU.

Watch the full episode here.

Lorem ipsum dolor sit amet, consectet adipiscing elit,sed do eiusm por incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea sint occaecat cupidatat non proident, sunt in culpa qui officia mollit natoque consequat massa quis enim. Donec pede justo, fringilla vitae, eleifend acer sem neque sed ipsum. Nam quam nunc, blandit vel, ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu, pretium consectetuer elit. Aenean commodo ligula eget dolor. Aenean massa. luculvinar. Lorem ipsum dolor sit amet, consectet adipiscing elit,sed do eiusm por incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea sint occaecat cupidatat non proident, sunt in culpa qui officia mollit natoque consequat massa quis enim. Donec pede justo, fringilla vitae, eleifend acer sem neque sed ipsum. Nam quam nunc, blandit vel, ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu, pretium consectetuer elit. Aenean commodo ligula eget dolor. Aenean massa. luculvinar.

Lorem ipsum dolor sit amet, consectet adipiscing elit,sed do eiusm por incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea sint occaecat cupidatat non proident, sunt in culpa qui officia mollit natoque consequat massa quis enim. Donec pede justo, fringilla vitae, eleifend acer sem neque sed ipsum. Nam quam nunc, blandit vel, ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu, pretium consectetuer elit. Aenean commodo ligula eget dolor. Aenean massa. luculvinar. Lorem ipsum dolor sit amet, consectet adipiscing elit,sed do eiusm por incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea sint occaecat cupidatat non proident, sunt in culpa qui officia mollit natoque consequat massa quis enim. Donec pede justo, fringilla vitae, eleifend acer sem neque sed ipsum. Nam quam nunc, blandit vel, ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu, pretium consectetuer elit. Aenean commodo ligula eget dolor. Aenean massa. luculvinar.

Share the Post:

Related Posts

Unlocking the open-source hardware ecosystem at RISC-V Ottawa (RVO)

As we count down to our Inaugural Launch Meeting, we are thrilled to introduce the leaders stepping up to guide and anchor the Ottawa tech community. Our featured speakers are coming to help you navigate the open-source landscape, match your personal engineering interests with the best resources available, and show you where RISC-V fit into the future of silicon.

Read More